Expansion of the CPU Extension Instruction Set, What is the CPU Extension Instruction Set, Solutions

Updated on technology 2024-03-28
6 answers
  1. Anonymous users2024-02-07

    The earliest CPUs only had a small number of simple instruction sets, and they were only able to perform some basic addition, subtraction, multiplication, division and logical judgments, which led to poor CPU performance. For example, in the 90s of the last century, the 80486CPU, although the main frequency is as high as 66MHz or even more than 100MHz, but even the soft decoding VCD** (MPEG1) is stuck to death, and some people even predicted at that time: 486The CPU frequency will be doubled several times to solve it.

    But when the Pentium MMX (commonly known as 586CPU) came out, Intel added MMX multi-** instruction set to it, even if it was at the same frequency as 486, it was easy to decode VCD**. This shows the power and importance of instruction sets.

    To put it simply, the instruction set gives the CPU the ability to embed the operation optimized for a certain type of computing environment, which greatly reduces the computing time and efficiency. For example, when there is a lack of a certain instruction set, it is like calculating 5x8, and you can only clumsily add up 8 5s and fifteen 1510 in a row to finally calculate that it is equal to forty; And after having the instruction set, it is equivalent to mastering the small ninety-nine, and 5x8=40 will produce the result instantly. The above analogy is inaccurate, but it is more or less the same.

    As for the "solution" you said, I don't know what to do, so I can't.

  2. Anonymous users2024-02-06

    Intel and AMD desktop processors on the market have developed new instruction sets based on the x86 instruction set in order to improve the performance of the processor in all aspects. The instruction set contains processor support for multi-**, 3D processing, etc., which can improve the processor's processor power for some aspects, but requires the necessary software support. Intel's mainstream desktop processors have two modes, the traditional IA-32 mode and the IA-32E mode.

    Inside the processor that can support the EM64T instruction is an Extended Feature Enable Register, called the IA-32 EFER component, which controls whether the processor's EM64T is activated or not. Under normal circumstances, the processor will be a standard IA-32 processor, and if the EM64T is activated while running 64-bit software or programs, the processor will run in IA-32E extended mode.

  3. Anonymous users2024-02-05

    AMD said that one of the missions of the SSE5 instruction set is to enhance high-performance computing applications and take full advantage of the parallelism of multi-core and multi-**. SSE5 will bring features that previously only existed in high-performance special architectures to the x86 platform to maximize the output of each instruction and enhance the grinding library.

    SSE5 is a 128-bit instruction set, with a total of 170 instructions, of which 64 are basic instructions, and two of the most important ones have been added

    The first is the "3-operand instructions". Whereas x86 instructions could only handle dual operands, SSE5 will be increased to three operands, reaching the level of a single or RISC architecture, thus consolidating multiple simple instruction sets into a more efficient single instruction and improving execution efficiency.

    Then there is the "fused multiply accumulate" (fmacxx). This technology can combine multiplication and other algorithms to ensure that iterative operations can be completed with a single instruction, thereby simplifying and improving efficiency, and is suitable for real graphics coloring, fast photographic rendering, spatialized audio, complex vector (vector) mathematics, etc.

    In addition, there are integer multiplication accumulation instructions (IMAC, IMADCs), permutation and conditional move instructions, vector comparison and test instructions, precision control rounding and transformation instructions, and so on.

  4. Anonymous users2024-02-04

    Non-standard directives are extended directives. For example, 3dnow! The instructions are unique to AMD, Intel's CPU does not have them, and conversely, some of Intel's extended instruction sets AMD does not have them.

    There are also some extended instruction sets that specialize in processing text or something, only Intel's high-end CPUs have it, and low-end CPUs are not integrated, and the cost is considerable.

  5. Anonymous users2024-02-03

    It's all graphics, 3D instructions, and some complex graphics processing.

  6. Anonymous users2024-02-02

    CPU Extended Instruction Set refers to the multi-** or 3D processing instructions added by the CPU, which can improve the CPU's ability to process multi** and 3D graphics. The well-known ones are MMX (Multi** Extension), SSE (Single Instruction Extension for Internet Traffic) and 3DNOW!Instruction set.

Related questions
8 answers2024-03-28

First of all, you can use DDR400 memory. If yours can't reach 400, it will be automatically downclocked. >>>More

11 answers2024-03-28

I know that AXD is an abbreviation for ActiveDocument, but what is the use of such a file, please advise! Common file extensions and descriptions of them a. Object Library files aam authorware shocked files.

10 answers2024-03-28

1. From the point of view of convenience: a suitcase with an extension. >>>More

25 answers2024-03-28

Carry forward the spirit of DIY and change the D shell. Or add a rivet or something like it yourself and actively jam the docking station.

13 answers2024-03-28

When you install it, you have to click on the full installation of arcinfo, otherwise it will only install some basic modules, if not, add it manually, open the installation disk, and follow the above steps to install the functions that are not installed.